



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/056,920	01/24/2002	Mark Roh	010450	3753
23696	7590	05/17/2007		
QUALCOMM INCORPORATED 5775 MOREHOUSE DR. SAN DIEGO, CA 92121			EXAMINER CHO, HONG SOL	
			ART UNIT 2616	PAPER NUMBER
			NOTIFICATION DATE 05/17/2007	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

us-docketing@qualcomm.com  
kascanla@qualcomm.com  
nanm@qualcomm.com

## Office Action Summary

Application No.

10/056,920

Applicant(s)

ROH ET AL.

Examiner

Hong Cho

Art Unit

2616

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 28 February 2007.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-86 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 14-21, 23, 41-46, 49, 50, 64-71 and 73 is/are allowed.
- 6) ☒ Claim(s) 1-6, 9-13, 25-31, 33-37, 51-56, 59-63, 75-81 and 83-86 is/are rejected.
- 7) ☒ Claim(s) 38-40 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Response to Amendment*

1. This office action is in response to the amendment filed on 02/28/2007. Claims 7, 8, 22, 24, 32, 47, 48, 57, 58, 72, 74 and 82 have been cancelled. Claims 1-86 are pending in the instant application.

### *Claim Rejections - 35 USC § 103*

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
3. Claims 1-5, 9-13, 51-55 and 59-63, are rejected under 35 U.S.C. 103(a) as being unpatentable over Brunner et al (U.S. 6567462), hereinafter referred to as Brunner, in view of Yamada et al (US 5822364), hereinafter referred to as Yamada.

Re claims 1 and 51, Brunner discloses obtaining pilot spreading codes (*time offset information*) from received radio signal (*a first signal*) (*searching for time offset information signal in a first signal*, column 2, lines 44-48). Brunner discloses correlating a received signal (*a first signal*) with a user data spreading codes (*a second signal*) (*producing a plurality of first correlated values from a portion of the first signal and a*

*second signal*, column 10, lines 17-22), outputting correlated samples (*a plurality of first correlated values*) to a discrete Fourier transformer (*transforming the first correlated values into a plurality of second correlation values related to a frequency content of the first correlation values*, column 12, lines 34-38) and recovering data symbols by using the outputs (*second correlated values*) of the discrete Fourier transformer (*searching for time offset information by evaluating the second correlation values*, column 9, lines 58-67). Brunner fails to disclose coherently combining different portions of the product values to produce three coherent sums each comprising one of the first correlation values. Yamada discloses producing three coherent sums by combining three delayed signals with optimum weights (figure 2; column 6, lines 9-16). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Brunner to implement a multiplier and an adder of the Yamada for the benefit of preventing the received signal from becoming degraded.

Re claims 2 and 52, Brunner discloses the time offset information corresponding to a pilot signal (figure 3b, element 30).

Re claims 3 and 53, Brunner discloses receiving a spread pilot signal (*a pilot signal spread by a code*) and correlating with a user data spreading codes (*a second signal comprising a replica of the code*, column 7, lines 64-66).

Re claims 4 and 54, Brunner inherently discloses the code comprising a pseudo-random code.

Re claims 5 and 55, Brunner discloses the first and second signal comprising a plurality of chips (figure 3b).

Re claims 9 and 59, Brunner and Yamada disclose producing three coherent sums by combining three delayed signals with optimum weights, but fail to disclose producing 96 product values from the multiplication of the first signal portion with the second signal. It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Brunner and Yamada to produce 96 products for the benefit of preventing the received signal from becoming degraded.

Re claims 10 and 60, Brunner and Yamada disclose producing three coherent sums by combining three delayed signals with optimum weights, but fail to disclose combining three different product value portions each comprising 32 product values. It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Brunner and Yamada to combine three product value portions for the benefit of preventing the received signal from becoming degraded.

Re claims 11-13 and 61-63, Brunner discloses the frequency device being a discrete Fourier transformer or a fast transformer (column 4, lines 24-23).

Claims 25-31, 33, 37, 75-81, 83 and 86 are rejected under 35 U.S.C. 103(a) as being unpatentable over Furukawa et al (U.S 6414985), hereinafter referred to as Furukawa, in view of Yamada.

Re claims 25, 37, 75, and 86, Furukawa discloses a detection circuit (*a searcher*, figure 4, element 18) comprising a correlator (figure 4, comprising elements 205 and 206) correlating received signals (*a first signal*) with pilot spreading codes and inputting outputs from a de-spreader to a phase rotator (*a correlator configured to produce a*

*plurality of first correlated values, comprising a partial coherent sum, from first signal and second signals*), a transformer (*a processor*, figure 4, comprising elements 169 and 19) taking correlated samples (*a plurality of first correlated values*) from the correlator and transforming to a frequency domain signal from a time domain signal (*second correlated values*) (*a processor configured to transform the first correlated values into a plurality of second correlation values related to a different frequency component of the first signal*), and a detector (figure 4, element 170) to monitor the second correlation values over a time period and select one of the frequency components having a peak second correlation value (column 7, line 66 to column 8, line 8). Furukawa discloses monitoring correlation values over a time period to select a peak correlation value (figure 4, element 170). Furukawa discloses a multiplier multiplying the first signal portion (I and Q signal) with the second signal PN(I) and PN(Q) to produce a plurality of product values (figure 4), but fails to disclose the multiplier comprising 96 multipliers each producing one product value. Yamada discloses producing three coherent sums by combining three delayed signals with optimum weights (figure 2; column 6, lines 9-16). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Brunner to implement a multiplier comprising 96 multipliers, as suggested by Yamada, for the benefit of preventing the received signal from becoming degraded.

Re claims 26 and 76, Furukawa discloses a multiplier multiplying the first signal portion (I and Q signal) with the second signal PN(I) and PN(Q) to produce a plurality of product values and a plurality of adders coherently combining different portions of the

product values to produce a plurality of coherent sums each comprising one of the first correlation values (figure 4).

Re claims 27, 28, 77 and 78, Furukawa discloses a delay device with 64 chip delay (*a buffer with a shift register*, figure 6, element 70) providing a first signal to the multiplier (figure 6, element 80).

Re claims 29 and 79, Furukawa discloses a delay device with 64 chip delay (*a buffer with a shift register*, figure 6, element 70) providing a first signal to the multiplier (figure 6, element 80).

Re claims 30, 31, 80 and 81, Furukawa inherently discloses a delay device receiving chips and providing a chip to the multiplier.

Re claims 33 and 83, Furukawa and Yamada disclose producing three coherent sums by combining three delayed signals with optimum weights, but fail to disclose combining three different product value portions each comprising 32 product values. It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the system of Furukawa and Yamada to combine three product value portions for the benefit of preventing the received signal from becoming degraded.

Claims 6 and 56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brunner in view of Yamada and further in view of Sakoda (US 6909704).

Re claims 6 and 56, Brunner and Yamada disclose all of the limitations of the base claim, but fail to disclose the portion of the first signal and the second signal each comprising 96 chips. Sakoda discloses a pilot interval to be 96 chips (column 1, lines 42-

43). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the chip rate of Brunner and Yamada to be 96 so that the chip rate for transmitting a pilot signal would be distinguished from that of a power control signal.

Claims 34-36, 84 and 85 are rejected under 35 U.S.C. 103(a) as being unpatentable over Furukawa in view of Yamada and further in view of Brunner.

Re claims 34-36, 84 and 85, Furukawa and Yamada disclose all of the limitations of the base claim, but fail to disclose the processor being a discrete or fast Fourier transform. Brunner discloses the frequency device being a discrete Fourier transformer or a fast transformer (column 4, lines 24-23). It would have been obvious to one having ordinary skill in the art at the time the invention was made to replace the orthogonal transformation function by fast Hadamard transform with fast Fourier transform since fast Fourier transform is commonly used technique for orthogonal transformation.

***Allowable Subject Matter***

4. Claims 38-40 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
5. Claims 14-21, 23, 41-46, 49, 50, 64-71 and 73 are allowed.



*Response to Arguments*

6. Applicant's arguments filed on 02/28/2007 have been fully considered but they are moot in view of new ground of rejections.

*Conclusion*

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Cho whose telephone number is 571-272-3087. The examiner can normally be reached on Mon-Fri during 7 am to 4 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Seema Rao can be reached on 571-272-3174. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

hc  
Hong Cho  
Patent Examiner  
5/12/07

Seema S. Rao  
SEEMA S. RAO 5/14/07  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600